## FEATURES

2-channel, 256-position<br>End-to-end resistance: $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$<br>Compact MSOP-10 ( $3 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ ) package<br>Fast settling time: $\mathbf{t s}_{\mathbf{s}}=\mathbf{5} \boldsymbol{\mu}$ stypical on power-up<br>Full read/write of wiper register<br>Power-on preset to midscale<br>Extra package address decode pin ADO<br>Computer software replaces $\mu \mathrm{C}$ in factory programming applications<br>Single supply: 2.7 V to 5.5 V<br>Low temperature coefficient: $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$<br>Low power: $\mathrm{I}_{\mathrm{DD}}=6 \boldsymbol{\mu} \mathrm{~A}$ max<br>Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$<br>Evaluation board available

## APPLICATIONS

## Systems calibrations

Electronics level settings
Mechanical Trimmers ${ }^{\ominus}$ replacement in new designs
Permanent factory PCB setting
Transducer adjustment of pressure, temperature, position, chemical, and optical sensors

## RF amplifier biasing

Automotive electronics adjustment
Gain control and offset adjustment

## GENERAL DESCRIPTION

The AD5162 provides a compact $3 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ packaged solution for dual 256-position adjustment applications. This device performs the same electronic adjustment function as a 3-terminal mechanical potentiometer. Available in four different end-to-end resistance values ( $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ ), this low temperature coefficient device is ideal for high accuracy and stability variable resistance adjustments. The wiper settings are controllable through an SPI digital interface. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred into the $\mathrm{RDAC}^{1}$ latch.

[^0]
## Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

Operating from a 2.7 V to 5.5 V power supply and consuming less than $6 \mu \mathrm{~A}$ allows the AD5162 to be used in portable battery-operated applications.

For applications that program the AD5162 at the factory, Analog Devices offers device programming software running on Windows ${ }^{\circledR}$ NT/2000/XP operating systems. This software effectively replaces any external SPI controllers, which in turn enhances users' systems time-to-market. An AD5162 evaluation kit and software are available. The kit includes a cable and instruction manual.

[^1]
## AD5162

## TABLE OF CONTENTS

Electrical Characteristics-2.5 $\mathrm{k} \Omega$ Version .................................. 3Electrical Characteristics- $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ Versions . .....  4
Timing Characteristics-All Versions ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Pin Configuration. .....  7
Pin Function Descriptions ..... 7
Typical Performance Characteristics .....  8
Test Circuits ..... 12
Theory of Operation ..... 13
Programming the Variable Resistor and Voltage ..... 13
REVISION HISTORY
11/03 Changed from REV. 0 to REV. A:
Changes to Electrical Characteristics
$\qquad$ Page 3
11/03 Revision 0: Initial Version
Programming the Potentiometer Divider ..... 14
ESD Protection ..... 14
Terminal Voltage Operating Range. ..... 14
Power-Up Sequence ..... 14
Layout and Power Supply Bypassing ..... 15
Constant Bias to Retain Resistance Setting. ..... 15
Evaluation Board ..... 15
SPI Interface ..... 16
SPI Compatible 3-Wire Serial Bus ..... 16
Outline Dimensions ..... 17
Ordering Guide ..... 17

## ELECTRICAL CHARACTERISTICS— $2.5 \mathrm{k} \Omega$ VERSION

Table 1. $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MOD <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ <br> Resistance Temperature Coefficient <br> Rwb (Wiper Resistance) | R-DNL <br> R-INL <br> $\Delta \mathrm{R}_{\mathrm{AB}}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T$ <br> Rwb | Rwb, $V_{A}=$ no connect <br> Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, wiper $=$ no connect <br> Code $=0 \times 00, V_{D D}=5 \mathrm{~V}$ | $\begin{aligned} & -2 \\ & -6 \\ & -20 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.75 \\ & \\ & 35 \\ & 160 \end{aligned}$ | $\begin{aligned} & +2 \\ & +6 \\ & +55 \\ & \\ & 200 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \\ & \hline \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMET <br> Differential Nonlinearity ${ }^{4}$ <br> Integral Nonlinearity <br> Voltage Divider Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | IVIDER MODE <br> DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T}$ <br> $V_{\text {wfSE }}$ <br> $V_{\text {WZSE }}$ | ecifications Apply to All VRs) $\begin{aligned} & \text { Code }=0 \times 80 \\ & \text { Code }=0 \times F F \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1.5 \\ & -2 \\ & \\ & -10 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.6 \\ & 15 \\ & -2.5 \\ & 2 \end{aligned}$ | $\begin{aligned} & +1.5 \\ & +2 \\ & 0 \\ & 10 \end{aligned}$ | LSB <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A, B <br> Capacitance ${ }^{6}$ W <br> Common-Mode Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{A}, \mathrm{~B}, \mathrm{~W}} \\ & \mathrm{C}_{\mathrm{A}, \mathrm{~B}} \\ & \mathrm{C}_{\mathrm{w}} \\ & \mathrm{I}_{\mathrm{CM}} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=$ 0x80 <br> $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=$ $0 \times 80$ $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{DD}} / 2$ | GND | 45 <br> 60 <br> 1 | $V_{\text {DD }}$ | V pF pF nA |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{IIL}^{2} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & \mathrm{~V}_{1 \mathrm{I}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation ${ }^{7}$ <br> Power Supply Sensitivity | $V_{\text {dd range }}$ <br> lod <br> PDiss <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{H}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{Code}=\text { midscale } \end{aligned}$ | 2.7 | $3.5$ $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 6 \\ & 30 \\ & \pm 0.08 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{8}$ <br> Bandwidth -3 dB <br> Total Harmonic Distortion <br> Vw Settling Time <br> Resistor Noise Voltage Density | BW_2.5 K <br> THDw <br> ts <br> en_wb | $\begin{aligned} & \text { Code }=0 \times 80 \\ & V_{A}=1 \mathrm{Vrms}, V_{B}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { error band } \\ & \mathrm{R}_{\mathrm{W} B}=1.25 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{S}}=0 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 0.1 \\ & 1 \\ & 3.2 \end{aligned}$ |  | MHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

## AD5162

## ELECTRICAL CHARACTERISTICS—10 k $\Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ VERSIONS

Table 2. $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<125^{\circ} \mathrm{C}$; unless otherwise noted

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ <br> Resistance Temperature Coefficient <br> Rws (Wiper Resistance) | R-DNL <br> R-INL <br> $\Delta \mathrm{R}_{\mathrm{AB}}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T$ <br> Rwb | Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect <br> $\mathrm{R}_{\mathrm{WB}}, \mathrm{V}_{\mathrm{A}}=$ no connect <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, wiper $=$ no connect <br> Code $=0 \times 00, V_{D D}=5 \mathrm{~V}$ | $\begin{aligned} & -1 \\ & -2.5 \\ & -20 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.25 \\ & 35 \\ & 160 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2.5 \\ & +20 \\ & \\ & 200 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMETER DI <br> Differential Nonlinearity ${ }^{4}$ <br> Integral Nonlinearity ${ }^{4}$ <br> Voltage Divider Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | R MODE (Spec <br> DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T}$ <br> $V_{\text {wFSE }}$ <br> $V_{\text {WZSE }}$ | ations Apply to All VRs) $\begin{aligned} & \text { Code }=0 \times 80 \\ & \text { Code }=0 \times F F \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1 \\ & -1 \\ & -2.5 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.3 \\ & 15 \\ & -1 \\ & 1 \end{aligned}$ | $\begin{aligned} & +1 \\ & +1 \\ & 0 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{LSB} \\ & \mathrm{LSB} \\ & \hline \end{aligned}$ |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A, B <br> Capacitance ${ }^{6}$ W <br> Common-Mode Leakage | $\mathrm{V}_{\mathrm{A}, \mathrm{B}, \mathrm{W}}$ $\mathrm{C}_{\mathrm{A}, \mathrm{B}}$ <br> $C_{w}$ <br> Icm | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 80$ <br> $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 80$ $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{DD}} / 2$ | GND | $\begin{aligned} & 45 \\ & 60 \end{aligned}$ | $V_{\text {DD }}$ | V pF pF nA |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance | $\mathrm{V}_{\mathrm{IH}}$ <br> VIL <br> $\mathrm{V}_{\mathrm{IH}}$ <br> VIL <br> IL <br> CII | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation <br> Power Supply Sensitivity | VDd range <br> ID <br> PDISS <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{HH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{Code}= \\ & \text { midscale } \end{aligned}$ | 2.7 | $3.5$ $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 6 \\ & 30 \\ & \pm 0.08 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS <br> Bandwidth -3 dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{w}}$ Settling Time (10 k $\Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ ) <br> Resistor Noise Voltage Density | BW THDw ts en_wb | $\begin{aligned} & \mathrm{R}_{A B}=10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega, \\ & \mathrm{Code}=0 \times 80 \\ & \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \\ & \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \\ & \pm 1 \mathrm{LSB} \text { error band } \\ & \mathrm{R}_{\mathrm{WB}}=5 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{S}}=0 \end{aligned}$ |  | 600/100/40 <br> 0.1 <br> 2 <br> 9 |  | kHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

## TIMING CHARACTERISTICS—ALL VERSIONS

Table 3. $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$, or $+3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI INTERFACE TIMING CHARACTERISTICS ${ }^{9}$ (Specifications Apply to All Parts) |  |  |  |  |  |  |
| Clock Frequency | fCLK |  |  |  | 25 | MHz |
| Input Clock Pulse Width | $\mathrm{t}_{\mathrm{CH},} \mathrm{t}_{\mathrm{CL}}$ | Clock level high or low | 20 |  |  | ns |
| Data Setup Time | $t_{\text {DS }}$ |  | 5 |  |  | ns |
| Data Hold Time | $t_{\text {DH }}$ |  | 5 |  |  | ns |
| $\overline{\text { CS Setup Time }}$ | tcss |  | 15 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Pulse Width | tcsw |  | 40 |  |  | ns |
| CLK Fall to $\overline{\mathrm{CS}}$ Fall Hold Time | $\mathrm{t}_{\text {CSHO }}$ |  | 0 |  |  | ns |
| CLK Fall to $\overline{\mathrm{CS}}$ Rise Hold Time | $\mathrm{t}_{\text {CSH1 }}$ |  | 0 |  |  | ns |
| $\overline{\text { CS }}$ Rise to Clock Rise Setup | $\mathrm{tcs1}^{1}$ |  | 10 |  |  | ns |

See notes at end of section.

## NOTES

${ }^{1}$ Typical specifications represent average readings at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{D D}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
${ }^{3} \mathrm{~V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, wiper $(\mathrm{VW})=$ no connect.
${ }^{4} I N L$ and $D N L$ are measured at $V_{w}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC converter. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor terminals A, B, W have no limitations on polarity with respect to each other.
${ }^{6}$ Guaranteed by design and not subject to production test.
${ }^{7} \mathrm{P}_{\text {DIIS }}$ is calculated from ( $\mathrm{IDD} \times \mathrm{V}_{\mathrm{DD}}$ ). CMOS logic level inputs result in minimum power dissipation.
${ }^{8}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
${ }^{9}$ See timing diagrams for locations of measured values.

## AD5162

## ABSOLUTE MAXIMUM RATINGS

Table 4. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Value |
| :--- | :--- |
| $V_{D D}$ to GND | -0.3 V to +7 V |
| $\mathrm{~V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND | $\mathrm{V}_{\mathrm{DD}}$ |
| Terminal Current, Ax to $\mathrm{Bx}, \mathrm{Ax}$ to Wx, |  |
| Bx to $\mathrm{Wx} \mathrm{x}^{1}$ |  |
| $\quad$ Pulsed | $\pm 20 \mathrm{~mA}$ |
| $\quad$ Continuous | $\pm 5 \mathrm{~mA}$ |
| Digital Inputs and Output Voltage to GND | 0 V to 7 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (TJMAx) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 s ) | $300^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{2} \theta_{\mathrm{JA}}: \mathrm{MSOP}-10$ | $230^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance.
${ }^{2}$ Package power dissipation $=\left(\mathrm{T}_{\mathrm{Jmax}}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance

## AD5162

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

## PIN CONFIGURATION



Figure 2.

PIN FUNCTION DESCRIPTIONS
Table 5.

| Pin <br> No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | B1 | B1 Terminal. |
| 2 | A1 | A1 Terminal. |
| 3 | W2 | W2 Terminal. |
| 4 | GND | Digital Ground. |
| 5 | VDD | Positive Power Supply. |
| 6 | CLK | Serial Clock Input. Positive edge <br> triggered. |
| 7 | SDI | Serial Data Input. <br> 8 |
| $\overline{\text { CS }}$ | Chip Select Input, Active Low. When $\overline{C S}$ <br> returns high, data is loaded into the DAC |  |
|  |  | register. |

## AD5162

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. R-INL vs. Code vs. Supply Voltages


Figure 4. R-DNL vs. Code vs. Supply Voltages


Figure 5. INL vs. Code vs. Temperature


Figure 6. DNL vs. Code vs. Temperature


Figure 7. INL vs. Code vs. Supply Voltages


Figure 8. DNL vs. Code vs. Supply Voltages


Figure 9. R-INL vs. Code vs. Temperature


Figure 10. R-DNL vs. Code vs. Temperature


Figure 11. Full-Scale Error vs. Temperature


Figure 12. Zero-Scale Error vs. Temperature


Figure 13. Supply Current vs. Temperature


Figure 14. Rheostat Mode Tempco $\Delta R_{w B} / \Delta T$ vs. Code

## AD5162



Figure 15. Potentiometer Mode Tempco $\Delta V_{w B} / \Delta T$ vs. Code


Figure 16. Gain vs. Frequency vs. Code, $R_{A B}=2.5 \mathrm{k} \Omega$


Figure 17. Gain vs. Frequency vs. Code, $R_{A B}=10 \mathrm{k} \Omega$


Figure 18. Gain vs. Frequency vs. Code, $R_{A B}=50 \mathrm{k} \Omega$


04108-0-019

Figure 19. Gain vs. Frequency vs. Code, $R_{A B}=100 \mathrm{k} \Omega$


Figure 20. $-3 d B$ Bandwidth @ Code $=0 \times 80$


Figure 21. I ID vs. Input Voltage


Figure 22. Digital Feedthrough


Figure 23. Digital Crosstalk


Figure 24. Analog Crosstalk


Figure 25. Midscale Glitch, Code 0x80 to 0x7F


Figure 26. Large Signal Settling Time

## AD5162

## TEST CIRCUITS

Figure 27 through Figure 32 illustrate the test circuits that define the test conditions used in the product specification tables.


Figure 27. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)

## NO CONNECT



Figure 28. Test Circuit for Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 31. Test Circuit for Gain vs. Frequency


Figure 32. Test Circuit for Common-Mode Leakage Current

## THEORY OF OPERATION

The AD5162 is a 256-position digitally controlled variable resistor (VR) device.

An internal power-on preset places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up.

## PROGRAMMING THE VARIABLE RESISTOR AND VOLTAGE <br> Rheostat Operation

The nominal resistance of the RDAC between terminals A and B is available in $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The nominal resistance $\left(\mathrm{R}_{A B}\right)$ of the VR has 256 contact points accessed by the wiper terminal, plus the $B$ terminal contact. The 8 -bit data in the RDAC latch is decoded to select one of the 256 possible settings.



Figure 33. Rheostat Mode Configuration
Assuming that a $10 \mathrm{k} \Omega$ part is used, the wiper's first connection starts at the B terminal for data $0 \times 00$. Because there is a $50 \Omega$ wiper contact resistance, such a connection yields a minimum of $100 \Omega(2 \times 50 \Omega)$ resistance between terminals W and B . The second connection is the first tap point, which corresponds to $139 \Omega\left(\mathrm{R}_{\mathrm{WB}}=\mathrm{R}_{\mathrm{AB}} / 256+2 \times \mathrm{R}_{\mathrm{W}}=39 \Omega+2 \times 50 \Omega\right)$ for data $0 \times 01$. The third connection is the next tap point, representing $178 \Omega(2 \times 39 \Omega+2 \times 50 \Omega)$ for data $0 \times 02$, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $10,100 \Omega\left(\mathrm{R}_{A B}+2 \times \mathrm{R}_{\mathrm{W}}\right)$.


Figure 34. AD5162 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \times R_{A B}+2 \times R_{W} \tag{1}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code loaded in the 8 -bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance contributed by the ON resistance of the internal switch.

In summary, if $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ and the A terminal is open circuited, the following output resistance $\mathrm{R}_{\text {wb }}$ is set for the indicated RDAC latch codes.
Table 6. Codes and Corresponding $\mathrm{R}_{\text {wB }}$ Resistance

| $\mathbf{D}$ (Dec) | R$_{\text {wB }}(\boldsymbol{\Omega})$ | Output State |
| :--- | :--- | :--- |
| 255 | 9,961 | Full scale (R AB -1 LSB $\left.+\mathrm{Rw}_{\mathrm{w}}\right)$ |
| 128 | 5,060 | Midscale |
| 1 | 139 | 1 LSB |
| 0 | 100 | Zero scale (wiper contact resistance) |

Note that, in the zero-scale condition, a finite wiper resistance of $100 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled complementary resistance $\mathrm{R}_{\mathrm{wA}}$. When these terminals are used, the B terminal can be opened. Setting the resistance value for $\mathrm{R}_{\mathrm{WA}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$
\begin{equation*}
R_{W A}(D)=\frac{256-D}{256} \times R_{A B}+2 \times R_{W} \tag{2}
\end{equation*}
$$

For $R_{A B}=10 \mathrm{k} \Omega$ and the $B$ terminal open circuited, the following output resistance $\mathrm{R}_{\mathrm{wA}}$ is set for the indicated RDAC latch codes.
Table 7. Codes and Corresponding $R_{W A}$ Resistance

| D (Dec) | RwA $^{(\boldsymbol{\Omega})}$ | Output State |
| :--- | :--- | :--- |
| 255 | 139 | Full scale |
| 128 | 5,060 | Midscale |
| 1 | 9,961 | 1 LSB |
| 0 | 10,060 | Zero scale |

Typical device-to-device matching is process lot dependent and may vary by up to $\pm 30 \%$. Because the resistance element is processed in thin film technology, the change in $\mathrm{R}_{A B}$ with temperature has a very low $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## AD5162

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A proportional to the input voltage at A to $B$. Unlike the polarity of $V_{D D}$ to GND, which must be positive, voltage across $A$ to $B, W$ to $A$, and $W$ to $B$ can be at either polarity.


Figure 35. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to- B starting at 0 V up to 1 LSB less than 5 V . Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to terminals A and B is

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} V_{A}+\frac{256-D}{256} V_{B} \tag{3}
\end{equation*}
$$

A more accurate calculation, which includes the effect of wiper resistance, $\mathrm{V}_{\mathrm{W}}$, is

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} V_{A}+\frac{R_{W A}(D)}{R_{A B}} V_{B} \tag{4}
\end{equation*}
$$

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors $\mathrm{R}_{\mathrm{WA}}$ and $\mathrm{R}_{\mathrm{WB}}$ and not the absolute values. Therefore, the temperature drift reduces to $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## ESD PROTECTION

All digital inputs are protected with a series of input resistors and parallel Zener ESD structures shown in Figure 36 and Figure 37. This applies to the digital input pins SDI, CLK, and $\overline{\mathrm{CS}}$.


Figure 36. ESD Protection of Digital Pins


Figure 37. ESD Protection of Resistor Terminals

## TERMINAL VOLTAGE OPERATING RANGE

The AD5162 $\mathrm{V}_{\mathrm{DD}}$ and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on terminals A, B, and W that exceed $V_{D D}$ or GND are clamped by the internal forward biased diodes (see Figure 38).


Figure 38. Maximum Terminal Voltages Set by $V_{D D}$ and GND

## POWER-UP SEQUENCE

Because the ESD protection diodes limit the voltage compliance at terminals A, B, and W (see Figure 38), it is important to power $\mathrm{V}_{\mathrm{DD}} / \mathrm{GND}$ before applying any voltage to terminals $\mathrm{A}, \mathrm{B}$, and W ; otherwise, the diode is forward biased such that $\mathrm{V}_{\mathrm{DD}}$ is powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND, $V_{D D}$, digital inputs, and then $V_{A}, V_{B}, V_{W}$. The relative order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and the digital inputs is not important as long as they are powered after $V_{D D} / G N D$.

## LAYOUT AND POWER SUPPLY BYPASSING

It is good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with disc or chip ceramic capacitors of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 39). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.


Figure 39. Power Supply Bypassing

## CONSTANT BIAS TO RETAIN RESISTANCE SETTING

For users who desire nonvolatility but cannot justify the additional cost for the EEMEM, the AD5162 may be considered as a low cost alternative by maintaining a constant bias to retain the wiper setting. The AD5162 is designed specifically with low power in mind, which allows low power consumption even in battery-operated systems. The graph in Figure 40 demonstrates the power consumption from a 3.4 V 450 mAhr Li-Ion cell phone battery, which is connected to the AD5162. The measurement over time shows that the device draws approximately $1.3 \mu \mathrm{~A}$ and consumes negligible power. Over a course of 30 days, the battery is depleted by less than $2 \%$, the majority of which is due to the intrinsic leakage current of the battery itself.

This demonstrates that constantly biasing the potentiometer is not an impractical approach. Most portable devices do not require the removal of batteries for the purpose of charging. Although the resistance setting of the AD5162 is lost when the battery needs replacement, such events occur rather infrequently such that this inconvenience is justified by the lower cost and smaller size offered by the AD5162. If and when total power is lost, the user should be provided with a means to adjust the setting accordingly.


Figure 40. Battery Operating Life Depletion

## EVALUATION BOARD

An evaluation board, along with all necessary software, is available to program the AD5162 from any PC running Windows 98/2000/XP. The graphical user interface, as shown in Figure 41, is straightforward and easy to use. More detailed information is available in the user manual, which comes with the board.


Figure 41. AD5162 Evaluation Board Software
The AD5162 starts at midscale upon power-up. To increment or decrement the resistance, the user may simply move the scrollbars on the left. To write any specific value, the user should use the bit pattern in the upper screen and press the Run button. The format of writing data to the device is shown in Table 8.

## AD5162

## SPI INTERFACE <br> SPI COMPATIBLE 3-WIRE SERIAL BUS

The AD5162 contains a 3-wire SPI compatible digital interface (SDI, $\overline{\mathrm{CS}}$, and CLK). The 9-bit serial word must be loaded MSB first. The format of the word is shown in Table 8.

The positive-edge sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation, they should be debounced by a flip-flop or other suitable means. When $\overline{\mathrm{CS}}$ is low, the clock loads data into the serial register on each positive clock edge (see Figure 42).

The data setup and data hold times in the specification table determine the valid timing requirements. The AD5162 uses a 9-bit serial input data register word that is transferred to the internal RDAC register when the $\overline{\mathrm{CS}}$ line returns to logic high.

Table 8. Serial Data-Word Format

| B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| MSB <br> $2^{8}$ | $2^{7}$ |  |  |  |  |  |  | LSB <br> $2^{0}$ |



Figure 42. SPI Interface Timing Diagram $\left(V_{A}=5 V, V_{B}=0 V, V_{W}=V_{\text {OUT }}\right)$ Extra MSB bits are ignored.


Figure 43. SPI Interface Detailed Timing Diagram $\left(V_{A}=5 V, V_{B}=0 V, V_{W}=V_{\text {out }}\right)$

## OUTLINE DIMENSIONS



Figure 44. 10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | $\mathrm{R}_{\text {AB }}(\Omega)$ | Temperature | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD5162BRM2.5 | 2.5 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D0Q |
| AD5162BRM2.5-RL7 | 2.5 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D0Q |
| AD5162BRM10 | 10 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOR |
| AD5162BRM10-RL7 | 10 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOR |
| AD5162BRM50 | 50 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOS |
| AD5162BRM50-RL7 | 50 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOS |
| AD5162BRM100 | 100 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOT |
| AD5162BRM100-RL7 | 100 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOT |
| AD5162EVAL | See Note 1 |  | Evaluation Board |  |  |

[^2]
## AD5162

NOTES

|  | AD5162 |
| ---: | ---: |

NOTES

## AD5162

## NOTES


[^0]:    ${ }^{1}$ The terms digital potentiometer, VR, and RDAC are used interchangeably.

[^1]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2003 Analog Devices, Inc. All rights reserved.

[^2]:    ${ }^{1}$ The evaluation board is shipped with the $10 \mathrm{k} \Omega \mathrm{R}_{A B}$ resistor option; however, the board is compatible with all available resistor value options.

